Fault-Tolerance usually means expensive designs. The solution proposed allows fault detection in cost effective designs, with a small overhead, and may also correct some output patterns providing a Discrete fault-Tolerance.
1-Introduction
The objective of Dependable systems [I] is to avoid failures, mainly through Design Prevention and Fault-Tolerance (FT). Design Prevention includes all the measures to avoid bugs during the project phase and circuit implementation. VLSl technology has improved this feature by reducing IC number and pin counting, and earlier debug of delay problems. But people involved with FT usually believes that "Murphy was an optimist" and even the best design may fail, which requires additional measures. Fault-Tolerance aims to prevent the error to become critical, but the hardware overhead required (and associated cost) is high, restricting its use. The low cost of today's digital technology has allowed circuits to spread into a wide range of applications, some of them critical-but-not-lifecritical, and in many cases subject to aggressive environments increasing failure rates. Then low cost FT solutions may have a wide range of interest. The Boundary Scan Test (BST) infrastructure, defined in the IEEE 1149.1 std [2] , places cells in all signal pins and required internal nodes, allowing to observe them off-line. The enhancement now developed allows BST selfsycronization to circuit logic and an effective way to verify concurrently expected patterns, under the control of a small BST controller. The ability to inject output signals allows to bypass a defective internal logic, and provides a discrete FT with low overhead to the mission circuit, low cost and flexibility. The paper follows with a review of FT methodologies, BST overview and previous work references, and the new solution. Most FT systems are designed to face single fault models (which is acceptable in some cases but not in others, as design errors and production defects, usually multiple), assuming that faults occur one at a time, and a fault is detected and corrected before the occurrence of a second one [7] . Preventive measures may give an extra level of confidence, helping the above assumptions. Typically they include careful logic design and simulation, electrical and time safety margins and Design Diversity to reduce the probability of undetected bugs. Being of passive nature, they have a limited cost and little or no impact on system performance. If the fault Model only considers temporary faults, the detection process may be merged into the software (sw redundancy) but the recovery time is higher.
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By definition a FT system has the ability to survive to faults, according to 2 figures, Availability and Dependability, usually attained through 2 error treatment levels: Error detection: the low cost solution, usually based on E.rror Detecting Codes (EDC), may only provide a Fail-Stop system. Self-checking (SC) circuits, where outputs are coded and their properties verified concurrently by Checkers, are the most representative. The checkers must satisfy some properties to detect their own faults, to allow for the Totally Self-checking (TSC) goal.
Correct ecrors: an error may be corrected after detection or masked through massive redundancy. The ultimate goal is masking, but the redundancy required (replication and decision) makes these architectures very expensive. With no error detection (it is not necessary here), masking designs become vulnerable to fault accumulation. The usual solutions are: -Duplex system: build up with two base (simplex) circuits, output disagreement implies to disable the system until the fault is located through error detection mechanisms.
-Triple Modular Redundant (TMR) systems with a majority voter and output in accordance with at least two modules, provide immediate decisions for single fault correction and belong to the generic group of NMR architectures. -Fail-safe (FS) circuits with outputs classified in two groups, the safe and the non-safe codewords. In FS systems the idea is to provide the correct output or a safe output. The FS architecture, with no intrinsic error detection, has been used with good results in circuits with standard components but is not reliable enough for VLSl common mode faults.
3-BST and Previous work
The BST infrastructure is a standard for structural and functional off-line test, with many compliant ICs provided by major manufacturers, and ASIC libraries give to design engineers an easy access to this infrastructure. The Fig.02 -The BST TAP and scan cells The std includes mechanisms for preventing many faults in TAP connections to affect the system. IC producers are able to insert native BST chains with almost no overhead, and user BST usually lies in the 510% overhead range. From the specification designers will build a circuit, that must be tested (for structural defects) and debugged (looking for design errors). FT designs require in addition the verification of their FT capabilities, and their ability to hide faults may allow them to accumulate, which is not compatible with the single fault model. This implies most of the times the need to test/debug each sub-module of the FT system independently, and BSJ may play here an important role, an additional reason to include it in FT designs. Required for structural tests, the infrastructure may be expected to help improve functional verification on-line. However its off-line nature is really inefficient in on-line applications, requiring solutions to provide BST synchronisation to system logic.
Previous work relating BST and FT is scarce and usually applies BST for testing the circuits disabled from normal operation, or as a way to bring internal checker signal to the external. Some interesting examples are: The C-BIST concurrent testing technique presented by Saluja et a/ [8], assumes test completion which may not occur and depends on common defects. Cheng and Agrawal [9] refer partial scan designs to break synchronous sequential circuits, improving testability. McHugh and Whetsel [lo] suggested Parity and an additional pin for Interrupts, to increase instruction reliability and allow to the BST controller a fast way to know internal scan errors. Wagner and Williams [ l l ] showed that functional testing may be enhanced by concurrent sampling, and suggest the BST.
The B2UBIST architecture for Self-checking modules, using BST for OFL detection of single faults and checker analysis [12] , is an evolution of the UBIST methodology, allowing to reduce SC coding requirements. The checkers are monitored through the TAP, but this approach is not entirely compatible to the IEEE 1 149.1 -std. Chackraborty [13] and Kuntzsch et al [14] work with Duplex modules, referring isolation and synchronisation problems. On the other hand the overhead of the FT solution must be minimum, as it impacts the circuit MTBF. Experience shows that the error latency interval (delay between fault occurrence and error detection) and the redundant detection overhead required walk in reverse directions: if the application accepts a small latency interval the hardware overhead may be reduced. A Partial Design Diversity (PDD) design may then be a solution, and allow systems to survive in a Grateful Degradation mode, with a lower bound of operation, when the application does not justify the cost of replication as for most earth based systems (automotive, train and industrial control). These were the main ideas in our work, together with BST reuse on-line, directing the solution to reduce the impact of the overhead on the MTBF and time delay. In this environment, BST will be mainly user defined, directed for ASlCs and FPGAs where replication has few interest. Our search was focused on a PDD solution joining the advantages of a low cost partial approach, to the reliability of having the mission circuit operation verified through an independent process.
4-Concurrent Scan Test
4.1-Previous considerations
4.2-Architecture
Concurrent Scan Test (CST) is a powerful evolution of POST originally presented in [16] . The basic idea is to store the best available set of deterministic test patterns into the BST controller and compare them with the actual operation Test Vectors (VT) through the BS cells. The enhancement developed, fully IEEE 1149.1 compatible, allows this operation to be transparent to the circuit, with no impact at all on the mission circuit performance, and can be applied to IC or PCB levels. The RISC-like software (6 instructions only) may be equal for most applications, and only the VT need to be programmed for each design, into the ROM. Derived from the test patterns defined for functional verification (debug), VTs are now reused justifying the cost to search for the best deterministic set. A wide use and mass production will allow a complete debug, high reliability and low cost BSpC.
CST has 2 important features:
-low overhead CST adds only 10-15% (depending on the type of cells used) to the std BST. Having in mind that BST overhead usually stays below lo%, CST means about 1% additional hardware to the mission circuit, now supervised concurrently with virtually no impact on the MTBF.
-Independence: the nature of CST allows the mission circuit to be freely designed and optimized, providing its highest reliability.
Functional simulation will define nodes required to be verified, and scan cells will be inserted accordingly, without the need to redesign the mission circuit. From here two things result:
-the mission circuit may work alone and be tested without the BSpC. This is also valid if the BSpC fails isnd is disabled by a Watchdog.
-the number of VT is not increased, contrary to most other FT solutions. This will speed up the concurrent verification process. These features are really unusual with traditional FT solutions, and besides the BSpC may learn some VT's on the field, and store a trace of detected failure situations. Besides the supervision ability CST allows preshifted VTo to be placed at the FB outputs, when the input triggering VTi=Vi condition happens, which may be used for Fault-Injection debug purposes and Discrete replacement of a defective FB to provide a Graceful Degradation mode of operation, one VTiNTo pair at a time. This discrete Fault-Tolerance may allow a step above the Fail-stop solution, and be used as a second FT mechanism in most critical FT designs. CST will provide a failure warning, but repair may be delayed.
Conclusion
Enhancing the BST infrastructure capabilities, a low overhead solution provides failure detection in cost effective designs, and may allow systems to continue working in the presence of faults, a survival mode with a fraction of traditional solutions cost. After circuit design, optimisation and FB definition, the ATPG process and scan cells routing can be completely automatic, up to the final BSpC ROM programming. Sequential logic is the major limitation and new solutions are being addressed. For the moment sequential designs with CST are required to be Duplex: hardware comparison of outputs confines the error immediately, and CST may disable the wrong circuit.
